![]() ![]() # Compile of DE1_Default.vo was successful.# Compile of top.v was successful.# 2 compiles, 0 failed with no errors. The Transcript window shows an error now: when the windows pops up, I select my top.v design (I had to add the cycloneii library, otherwise it gives me a long list of errors) then i do. After compiling i click on simulate->start simulation. My project in ModelSim-Altera contains a. I compiled a project in ModelSim-Altera successfuly and my design i want to simulate is designed for a cycloneii FPGA. I have a prblem with my ModelSim-Altera 6.6d (Quartus II 11.0sp1) Starter Edition: T Technology > TA Engineering (General).I'm a beginner to the world of Simualtion:) Integrated circuit testing, numerical analysis, research, Universiti Malaysia Sarawak, unimas, university, universiti, Borneo, Malaysia, Sarawak, Kuching, Samarahan, ipta, education ORA, BIST, RAM, TPG, integrated circuit reliability, From the result obtained, it showed that the system is working as expected with satisfactory result. The system has been successfully developed and vector waveform is used to examine the result of the system. The output of ORA, the comparator, will show pass or fail for faulty detection of RAM. At the mean time, the ORA compare the output from decoder and the RAM output itself which modeled under the theory of numerical autonomy of error vectors from the circuit under test. The output of counter which is a type of TPG is analyzed to provide a pattern for March test algorithm. There are three key things to be concern in the BIST for RAM which is the Test Pattern Generator (TPG), Output Response Analysis (ORA) and RAM. ![]() Modelsim-Altera 6.4a is the software that used to generate every single module of the Built-in-Self-Test (BIST) for Random access Memory (RAM) architecture. This project emphasized mainly on software analysis. ![]()
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |